[<< wikibooks] VHDL for FPGA Design/4-Bit Binary Counter with Parallel Load
== Simulation Results ==